Andes, Imperas and UltraSoC webinar_29 Sept 2020

Published
Ajay Lokare
19 days agoOctober 3, 2020
I have design RISC-V  ISA with 64bit and i have optimize Qor reports such as area, Power  and time...i used pipelined architecture which is 5stage..i also worked on the accelerator but couldn't make it, this very important webinar for me
Your comment